

FIG_1




FIGURE 2





FIG 3



REGULAR ACCESS






FIG 4


REJECT (NACK) CONTROL PACKET



FIG_5



FIG_6



FIG_7A

VOLTAGE LOGICAL VALUE







FIGURE 7H



FIG_XA



FIG_XB



E-H-E




FIGURE 100